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A Thermal and Electrical Analysis of Power Devices
ABSTRACT
The state-of-art power semiconductor devices require a thorough understanding of the
thermal behavior for these devices. Traditional thermal analysis have (1) failed to account
for the thermo-electrical interaction which is significant for power semiconductor devices
operating at high temperature, and (2) failed to account for the thermal interactions among
all the levels involved in, from the entire device to the gate micro-structure. Furthermore
there is a lack of quantitative studies of the thermal breakdown phenomenon which is one
of the major failure mechanisms for power electronics.
This research work is directed towards addressing. Using a coupled thermal and electrical
simulation, in which the drift-diffusion equations for the semiconductor and the energy
equation for temperature are solved simultaneously, the thermo-electrical interactions at the
micron scale of various junction structures are thoroughly investigated. The optimization
of gate structure designs and doping designs is then addressed. An iterative numerical
procedure which incorporates the thermal analysis at the device, chip and junction levels of
the power device is proposed for the first time and utilized in a BJT power semiconductor
device. In this procedure, interactions of different levels are fully considered. The thermal
stability issue is studied both analytically and numerically in this research work in order to
understand the mechanism for thermal breakdown.
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=heat capacitance per unit of volume
=specific heat
=carrier diffusivity
=thermal carrier diffusivity
=total electrical field
=bandgap
cartier generation rate
=heat generation rate
=electrical current density
=electron density
=hole density in semiconductor eq. or pressure in Navier-Stokes eq.
=carrier recombination rate
=Poynting vector of electromagnetic radiation field
=time
=temperature
=intrinsic temperature
=fluid velocity
=applied collector-emitter voltage
=applied base-emitter voltage
=base current
=collector current
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Greek letters
=density
=dielectric constant
=electrostatic potential
=thermal conductivity
=carrier mobility, dynamics viscosity for fluid
=kinetic viscosity
n
P
Subscripts
=electron
=hole
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f =fluid/flow
T
+
Superscripts
=temperature
=positive charged
=negtive charged
AI
As
ESD
EOS
FEM
Ga
Ge
GTO
HBM
HBT
HEMT
IGBT
MESFET
MMIC
NS
PCB
SRH
VLSI/ULSI
Acronyms
Aluminum
Arsenide
ElectroStatic Discharge
Electrical Over Stress
Finite Element Method
Gallium
Germanium
Gate-Turn-Off Thyristor
Human Body Model
Heterojunction Bipolar Transistor
High-Electron Mobility Transistor
Isolated Gate Bipolar Transistor
Metal Semiconductor Field Effect Transistor
Monolithic Microwave Integrated Circuit
Navier-Stokes equations
Printed Circuit Board
Shockley-Read-Hall model of recombination
Very/Ultra Large Scale Integrated Circuit
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SIGNIFICANCE OF THE PRESENT PROBLEM
Increasing IC integration density in power semiconductor device generates heat flux
dissipation rates up to 100W/cm 2 in some power processing applications (Mohan et al,
1995 and Lee et al, 1993 ). Because of this intensive heat dissipation, semiconductor
devices operate at a high junction temperature. In some devices, the operation junction
temperature approaches the intrinsic temperature. Intrinsic temperature is a threshold
temperature, at which the intrinsic cari'ier density in semiconductor equals the majority
carrier doping density, leading to the loss of functionality of transistors. This is a region
where the electrical properties of semiconductors are sensitive to temperature, and devices
are susceptible to thermal failure. Therefore a thorough understanding of heat transfer
mechanisms and an in-depth thermal analysis are prerequisites for effective thermal
management for today's power semiconductor devices.
SCOPE AND OBJECTIVES OF THE RESEARCH
Traditionally, a decoupled approach is used for thermal calculations and semiconductor
device simulations (electrical). This treatment is not adequate for the state-of-art power
semiconductor technology, thus requiring an in-depth understanding of thermal and
electrical interactions. This research work focuses on a thorough study of thermo-electrical
interactions in semiconductor devices, the significance of which is elaborated here.
t
From the thermodynamics point of view (Wachutka, 1990 ), a semiconductor micro-
structure is a closed system in local thermal equilibrium, composed of electrical carrier
electrons and holes and host lattices (Fig. 1). The system can be uniquely characterized by
a lattice temperature TL(x,y,z,t ), carrier temperature T_(x,y,z,t), and Th(x,y,z,t ) (which
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is considered as one local temperature T(x,y,z,t) by neglecting hot carrier effects), carrier
density n and p, and quasi-Fermi level _0(x,y,z,t) and _p(X,y,z,t) for electrons and holes
respectively. Energy flows from carriers to lattice by lattice scattering, and between
electrons and holes by carrier-carrier scattering. In addition, recombination and generation
processes of carriers, such as Shockley-Read-Hall model (SRH), generate additional
energy flux between carriers and lattices, and between carriers (Auger model). An
inherently correct formulation must include temperature as an independent state variable
of the semiconductor thermodynamic system.
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_' \ _k /_" with particle flux
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,_" ! carrier-carrier \ N_
_scattering _
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Fig. 1. Schematic of energy exchange in a semiconductor system
Carrier transportation models, such as mobility, intrinsic carrier densities and
recombination/generation rates are functions of temperature. For low temperature
operations, dependence on temperature can be handled by using a lun_ped, overall
temperature of the entire device. For high temperature operations, however, both the
spatial variation of temperature and the model dependence on temperature are manifested.
Therefore, a coupled thermo-electrical model is required. In addition, it is necessary to
include temperature diffusion terms D_pVT in carrier transportation equations in the drift-
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diffusion model. Similarly, the heat dissipation distribution in the thermal conduction
equation depends on current density, potential and carrier densities etc., which are, in turn,
dependent on the temperature distribution.
An important issue in power electronics which will be studied in this research work is the
prediction of thermal breakdown (secondary breakdown), which causes about 40% of IC
electrostatic discharge (ESD) and electrical over stress (EOS) failures (Diaz et al, 1995 ).
To fully understand thermal breakdown, the coupled nature of thermal and electrical
mechanisms has to be understood. Thermal breakdown is usually manifested as a melted
filament on a small site caused by locally high current concentration. The small site will
then invariably grow in size as a result of additional heat generation. Once this electrical -
thermal feedback loop is established, thermal failure occurs. A better understanding of the
thermo-electrical interaction is necessary for the accurate prediction of the onset of such a
phenomenon.
In this research work, we will also carefully investigate interactions between different
levels within a power semiconductor device. The domain of thermal management for these
different levels for power device expands by several orders, typically from tens of
centimeters to several microns. There are essentially three different levels within power
devices. They are termed as device, chip and junction levels in this report (see Table 1).
The device level refers to the entire power electronics device. Heat dissipates through
various substrate layers within the package to the immediate environment and into the heat
sink. Overall heat flux and temperature distributions within the power electronics device,
optimal heat sink design and flow simulation, and thermal characterization for use of
different materials and packaging technologies are topics included in modeling within this
level.
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Level
Device level
Chip level
Junction level
Scope
10 - 102cm
0.1 - lcm
O. 1 - lO0/.tm
Governing Equation(s)
NS & Energy Eqs.
incorporating the heat
generation due to device
Energy Eqs. incorporating
the heat generation at the
chip level
Drift-diffusion Eqs. &
Energy Eqs. at junction level
Main issues
Overall Cooling
Flow around heat sink
Thermal package
Hot spots
Chip layout design
Thermo-electrical
interaction
Thermal breakdown
Table 1. Three levels in semiconductor devices
The chip level refers to an individual semiconductor chip or a portion of it. Based on
electrical circuit design and chip layout design, a realistic heat generation distribution is
prescribed. The aim of simulation at this level is the determination of hot spot locations
within a chip and localized transient response of thermal load from ESD, as well as
optimization of chip layout design.
The junction level refers to the p-n junction micro-structure. Simulation domain of junction
level usually includes one or several transistor structures. At this level our aim is to model
the coupled semiconductor equations (drift-diffusion equations) and the thermal energy
equation. This will lead to a significantly better understanding of various thermal and
electrical interactions which in turn will lead to some guidelines for micro-structure layout
and doping design.
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Most previous works have been concentrated at only one level of the cited levels. When
information for a lower or higher level was required, some drastic and unsystematic over-
simplifying assumptions were often used. However, interactions between three levels have
been literally ignored even though they have been reported to be very important (Tan et al,
1993 ). For example, distribution of electrical variables as well as temperature at the
micro-structure level was reported to be very sensible to local thermal boundary condition,
which can be accurately obtained only through a simultaneous junction and chip level
modeling. However, most simulation work at the junction level used a constant heat
transfer coefficient or a constant emperature condition at the boundary.
In our work, interactions between different levels are incorporated iteratively using the
following procedure (see Fig. 2). As a first guess, an evenly distributed heat source term
is used at the device level, and the temperature distribution, particularly that in the vicinity
of the chip domain, is calculated. Using this temperature boundary condition and a
presumed heat source term (a first guess) for the chip domain, a chip level temperature
distribution is obtained, including the distribution on the boundary of junction domain. A
thermo-electrical simulation is then carried within the junction domain, by simultaneously
solving the drift-diffusion and thermal energy equations. Temperature distribution within
the junction domain, as well as electrical variables are then obtained. Based on this
information, a heat generation distribution within the junction level is calculated. Next,
using a spatially periodical condition based on various chip layout and device configuration
in each case, new heat source distributions at the chip and device level, are obtained.
Utilizing these updated heat source distributions at the device level, the above described
procedure is repeated and the updated temperature distributions within the three levels are
calculated and then compared to the previous distributions. This iteration procedure
continues until convergence at all levels is obtained.
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Fig. 2. Iterative procedure for 3-level simulations
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LITERATURE REVIEW
Of more than 10,000 papers on semiconductors in journals and in conference reports
published during 1988 to 1996, nearly 800 papers are found to be related to thermal issues.
After a comprehensive review, it has be determined that about sixty of these papers are
relevant to this research work. These works can be categorized as those concentrating on
Thermal Modeling, Electro-Thermal Modeling and Thermal Breakdown.
Thermal Modeling
With this category, the thermal behavior of various semiconductor devices at the device,
chip or the micro-structure level is considered. Within this category, there is no
consideration of electrical coupling.
Among pertinent work in this category, Higgins (1993) studied the thermal behavior of
A1GaAs/GaAs HBT power transistors. Using a 3D finite difference thermal simulator, the
author carefully examined some quantitative tradeoff between power density, chip layout
and junction temperatures. Several design approaches were found to be practical to lower
operating temperature, including usage of substrate via, topside deposition of diamond-like
layers and substrate exchange methods for reduction of thermal resistance. However,
some limitations of this type of work are:
• The computation domain (Fig. 3) is related to the junction level, yet no electrical
coupling is included.
• A constant temperature boundary condition is used in this work and the effects of
realistic temperature distribution on this ad hoc treatment is not discussed.
• The phenomenon of thermal instability was found to be a major cause of sudden
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failure in HBT's. A qualitative thermal instability mechanism analysis and
prevention suggestions (raising the threshold power density & reduction of
thermal resistance etc.) were also included in this work, but without any
quantitative result. _is is because Higgins (1993) did not account for the
electro-thermal coupling.
Fig. 3. Simulation domain in Higgins (1993)
t
Gallium-Arsenide-based MMIC (Monolithic Microwave Integrated Circuits) have been
used for frequencies higher than those suitable for silicon. GaAs has high mobility
desirable for high-frequency devices and large bandgap desirable for high temperature
operation, but it has a poor thermal conductivity (which can be modeled as
54400 W 
( YmK)" Many thermal studies have been done on MMIC. Webb (1993)
examined the thermal resistance of typical GaAs power device structures under steady-state
conditions and fixed input power at the chip level. Two-dimensional simplification was
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also examined and was found to be realistic only for channels of excessive width relative to
the other chip dimensions, which is electrically unlikely in any device design. (see Fig. 4
for the simulation structure and 2D and 3D comparison) Ferrara et al (1995) constructed a
finite-element method model which contains a "global" model with resolution to chip level
and a "local" sub-model with resolution to individual gates and channels of a MMIC
device. Other work on MMIC have been reported by and Fan et al (1992).
Edwards et al (1995) studied several thermal enhancement technologies for IC packages at
the device level. The technologies studied included utilization of heat slugs, heat spreader,
thermal via, and high thermal conductivity of mold compounds and PCB to improve the
thermal performance. They found that all these technologies depend strongly upon package
configuration. For example, heat slug or heat spreader is found to be effective if chip size
is small relative to the size of package. Trade-off for selections of these technologies was
also discussed. A more careful study of thermal via performance can be found in Handa et
al (1993). The above cited works are all based on a steady state simulation. Relatively
little work has been done on the transient effects, some examples of this type of work can
be found in Min (1990) and Krieger (1987). Min (1990) derived a transient, three
dimensional, analytical temperature solution of a two-layer semi-infinite.plate structure with
embedded heat source, using Green function method. It was also reported that the transient
thermal response could not be represented by a conventional R-C circuit analogy.
Electro-Thermal Modeling
Electro-thermal modeling has gained increased attention in the past two decades. Many
fundamental results have been established, and sophisticated semiconductor physical
simulators, such as PISCES, have been well-developed.
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A correct heat generation term is crucial to thermo-electrical modeling. Several models
have been introduced, e.g. Adler (1978), and Chryssafis and Love (1978), with some ad
hoc simplifications. Wachutka proposed a heat generation model utilizing a thermodynamic
treatment, without using any ad hoc assumptions. For a general case, the heat generation
is modeled as
H=j.E+(R-G).(Eg +3gI')
-(j_+j,)'(3 gl'+i_TE,)-<divS_,a>
(1)
The first term in eq. (1) is the traditional Joule heat. The second term is the energy
exchange between carriers and lattice in the process of recombination and generation of
electrons and holes. The third term accounts for the presence of a non-constant temperature
distribution and spatial variations of band edges, and the last term is associated with the
electromagnetic field. Wachutka's heat generation model has been widely adopted in
semiconductor device simulation works (Mawby et al, 1994, Ameraskera et al, 1993 and
Hu et al, 1994 ) as well as in commercial device simulation packages (ATLAS/VW). This
model is also adopted in our work.
Amerasekera et al (1993) investigated the effect of self-heating on the high current I-V
characteristics of simple semiconductor structures (resistors and diodes) utilizing an electro-
thermal device simulator. It was shown that when self-heating was included in the
simulation, avalanche generation and thermal generation both contribute to an increase in
the minority carrier density and significantly changes the I-V characteristics. For the
structures studied, thermal breakdown occurred at temperatures higher than intrinsic
temperature Ti, ranging from 1.25 Ti to 3Ti. They concluded that the intrinsic temperature
is not a general condition for thermal breakdown. They proposed an improved condition
for thermal breakdown based on the rate of minority carrier generation and the rate of
15
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power dissipation. They also observed a phenomenon where the peak temperature does
not coincide with the location of the maximum heat generation and suggested an analytical
explanation for this phenomenon. It was shown in their simulations that the same
mechanism triggers snapback, whether the origin is thermal or impact ionization. With the
increase in temperature, the carrier (electron and hole) generation rate due to impact
ionization decreases but that due to thermal generation increases and the net positive change
of generation rate leads to onset of snapback. Thus they concluded that simulations of
snapback condition (thermal or electrical breakdown) must include the temperature
dependency of the generation rate of minority carriers.
More recently, Fushinobu et al (1995) developed a nonequilibrium energy transportation
model for GaAs MESFET with a gate length of 0.2 micron. A strong peak of the Joule
heating rate was found at the drain side of the active layer, with the maximum value of
about 4 x 10 _6 _//m3 . A local hot spot was found at the drain side of the channel under
the depletion region, with the maximum temperature of about 1370K. A pure electrical
simulation for the same device was compared with a thermo-electrical simulation to
examine heat transfer effect. The result suggested that h has considerable effect on the
electrical performance of GaAs MESFET. Electrical current is reduced by lattice self-
heating, due to a decrease in mobility. The thermal conductance of the package was also
observed to have a strong influence on the transient response of the MESFET device.
However, the heat transfer coefficient h used in their work is fixed and effects of spatial
variation of h were not discussed. Tan et al (1993) simulated a A1GaAs-GaAs ridge laser
diode structure utilizing both a non isothermal and an isothermal models. ,Similar with
Fushinobu et al (1995), the results in this paper demonstrated that the thermal exchange
rates at the boundaries could significantly change the performance of the laser diodes. They
also discussed the use of silicon substrate in the monolithic integration of AIGaAs and
GaAs devices since silicon has a higher thermal conductivity than that of GaAs (about 3
16
times).
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Selmi and Ricco (1993) presented a simple model to account for the temperature effects
influencing the dc performance of GaAs MESFET' s, based on a solution of heat flow and
current equations. Isothermal and non isothermal I-V characteristic curves of the same FET
were compared and it was found that device self-heating causes a significant distortion of
the curves at high gate voltages, leading to negative values of the output conductance.
Christianson and Moglestue (1995) carried out an experimental investigation of thermal-
induced failure mechanism on 0.3 micron AIGaAs/GaAs HEMTs. Their experiments
confirmed the existence of the temperature-heat generation, positive feed back failure
mechanism, in which the high temperature in the drain region increases the drain resistance,
generating more hot electrons, thus leading to more heat generation, and further increase of
the drain temperature. Other electro-thermal studies can be found in Ghazavi and Ho
(1995) for MESFET, Mawby (1994) for GTO thyristors and Hu (1994) for IGBT.
Thermal Breakdown
A number of works by a research group from the Wright Laboratory (J. J. Liou, 1994;
Kager and J. J. Liou et al 1994 and 1995; Liou and Ortiz-Conde et al 1995; Liou and L. L.
Liou et al 1994; L. L. Liou and Ebel et al 1993; L. Liou and Bayraktaroglu et al 1993) have
contributed to an understanding of thermal stability analysis of AJGaAs/GaAs
Heterojunction Bipolar Transistors (HBTs) with multi-finger emitter configuration. In their
models, they have derived an analytical solution for the two-dimensional thermal
conduction equation with multi-finger structure. The heat generation term was based on
using a Joule heating term,
17
A Thermal and Electrical Analysis of Power Devices
(2)
where fl(T) is the common-emitter current gain and Jb(T) is the base current density. The
functional forms for fl and Jb were provided by a one-dimensional drift-diffusion simulator
with carrier degeneracy model of heterojunction structures. The authors found current
"crush" characteristics in I c - VcEcurves, due to the significant thermal coupling among the
fingers at high I R and VcE. They showed a ballast resistance can prevent the current crush
phenomenon from occurring, because a ballast resistance reduces the voltage drop across
the emitter-base junction and in turn reduces the collector current and minimizes the heat
generation. (This is also mentioned in Higgins 1993.) Besides, they observed an
interesting self-cooling phenomenon in which emitter contact region is cooler than heat
sink, due to the non equilibrium effect.
Thermal breakdown usually occurs when the local temperature in the semiconductor
becomes unstable. Flik and Tien (1990) proposed an intrinsic thermal stability model for
anisotropic thin film superconductors. A stability criteria was presented by assuming the
existence of a normal zone that produces Joule heating and examining the condition under
which the zone will grow or decay. This work demonstrated the approach of thermal
stability analysis and the way to transform information on thermal disturbance spectrum
into design criteria.
Olchak (1988) presented a thermal analysis of thermal breakdown for a one dimensional
cylinder of silicon. The temperature dependence of conductivity (thus heat dissipation rate)
was modeled as
or(T) _: exp(-0 / T)
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Other research on thermal failure include Dwyer et al (1990), who employed an electrical
de coupled model of transient thermal analysis, with use of human body model (HBM) of
ESD.
METHODOLOGY
Computational programs employed in our research work are FIDAP and ATLAS. FIDAP
was used to solve the proper transport equations at the device and chip levels. It was also
used as the fluid dynamics simulator to numerically solve Navier-Stokes equations.
ATLAS was used for simulating the electro-thermal interaction at the junction level.
A Galerkin-based finite-element method was employed to solve the system of differential in
the present work. This technique is well-described by Gresho et al. The incorporation of
this numerical scheme in the finite-element code used is also well-documented.
The continuum domains is first divided into simply shaped regions called elements within
each of which the unknown variables are approximated by using a set of interpolation
functions. Substituting these basis functions into the governing equations and boundary
conditions yields a residual in each of the equations. The Galerkin method of weighted
residuals reduces these error to zero by making them orthogonal to the interpolation
functions of each element.
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EQUATIONS AND PHYSICAL MODELS
A full scale simulation involves the use of the thermal conduction equation within the
device, chip and junction domains, fluid dynamics and energy equations for the heat sink
flow, and electrical carrier transportation and potential equations for semiconductors.
Basic Equations
The heat conduction equation that governs temperature distribution within the device and
chip levels is
OT
pc,, -5[ = tcV2T + H (3)
where the heat generation term H can be a function of time, location and temperature in a
general case.
For forced-convection cooling of the power electronic device, the governing equations for
the flow field and the energy equation are mass continuity equation,
(4)
momentum conservation equations,
Ouj Ou t 1 o_p +- v 02u_
c?t I-uj 3xj p c?xi 3xjOxj
(5)
and energy conservation equation for coolant temperature
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-- = _clV T +-_IXlII-T-+-_-I--_IT-IOo l "Vupc._ at + "j _ Lt.°xJ ox,) __.oxk) j (6)
Currently for the semiconductor electrical simulation, we employ the drift-diffusion model.
This model has been proved to be sufficiently accurate by various investigators, e.g.
S ILVACO (1995). This model includes Poisson's equation for electrostatic potential
V'E=-q(N+-N; +p-n)
Ek n
where E = -_'¢
(7)
where N_, N_- are the local concentrations of ionized donors and acceptors, respectively,
n, p are electron and hole density, respectively, q is the electronic charge of electron and e
is permitivity of the semiconductor material. Carrier continuity for electrons is
and carrier continuity for holes is
0t9_ 1
V-.lp + Gp - Rp (9)
o3t q
where G., G,, R., Rp are recombination and generation rates of n and p, respectively.
Constitutive equations for J,,,Ji, are required to close the drift-diffusion model. For the
electron flux
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J. = nqla ._7 + qD. Vn + qDr. VT (10)
and for the hole flux
Jp = -pqll pE + qDpVp + qD_VT (11)
where /.t,/.tp are carrier mobility, D,, Dp are carrier diffusivity and D r, D rp are thermal
diffusivity for electrons and holes, respectively.
Heat transfer at the junction level is governed by
CCfl_____.='r V(rVT)+ H (12)
3t
where k and C are functions of thermal conductivity and heat capacitance, which are in turn
functions of temperature. As mentioned before, we use Wachutka's Model (eq. (1)) for
the heat generation rate H.
Physical Models
Various constitutive equations are required in order to solve for the drift-diffusion
equations. Carrier mobility is perhaps the most important parameter in the model. A model
utilized in this work is based on the total doping concentration N, and the lattice temperature
T. This model which is suitable for the low-electrical field case, is represented by
q,
=.,. " "" '/ (13)
/.x,p 'Pt. 300K) +
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Parameters in this model are listed in Table 2.
value unit parameter value unitparameter
l-tin 55.24 cm2/(Vs) l-tlp 49.74 cm2/(Vs)
l-t2n 1425 cm2/(Vs) lxep 479.4 cm2/(Vs)
o_ 0.0 no unit o_, 0.0 no unit
13_ -2.3 no unit _p -2.2 no unit
_'_ -3.8 no unit Y_, -3.7 no unit
5_ 0.73 no unit 8p 0.70 no unit
No,, 1.072 x 1017 cm 3 Ncp 1.606 x 1017 cm -3
Table 2. Parameters in mobility model eq. (13)
Arora Model is another analytical model for the doping and temperature dependence of the
mobility, and has the following form:
( T "_'_'..
Parameters of this model are listed in Table 3.
N
1+
(14)
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value unit parameter value unit
parameter
t11,, 88.0 cm2/(Vs) g i. 54.3 cmZ/(Vs)
g2. 1252.0 cm2/(Vs) gep 407.0 cm2/(Vs)
o_. -0.57 no unit o_p -0.57 no unit
13. -2.33 no unit 13p -2.33 no unit
7. 2.546 no unit _'p 2.546 no unit
_i 0.73 no unit 5p 0.70 no unit
No, 1.432 x 10 Iv cm -3 Ncp 2.67 × 1017 cm -3
Table 3. Parameters in Arora mobility model eq. (14)
Several recombination/generation models exist based on various physical mechanisms. In
this work the Shackley-Read-Hall Recombination model is utilized. This model is
represented by
p?'/-- n 2
= (15)
"cp n +nie exp/ _ + "c, p +nie exp
where e, is the trap energy, and x, and xp are the electron and hole lifetimes
"fn,po (16)
"r.,p - N
1"_
NSRH-n,p
where N is the total impurity concentration. Parameters are listed in Table 4.
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value unit parameter value unitparameter
e, - e i 0.0 eV z.0 10-7 s
2"po 10 -7 s NsRtt-v 5 × 1016 cm -3
NSRH- n 5×1016
Table 4.
cm-3
Parameters in SRH model eq. (15) and (16)
Direct recombination for electrons and holes is modeled as
R, : (17)
where nie is the intrinsic electron density and Auger Recombination is modeled as
Ra, u :C,(pnZ-nnZie)+Cp(np2-pniZe) (18)
Parameters are listed in Table 5.
value unit parameter value unit
parameter
C n 8.3x 10-32 cm6/s Cp 1.8×10-31 cm6/s
Table 5. Parameters in Auger model ofeq. (17) and (18)
At the interface of the insulator and the semiconductor, the following surface recombination
model is used
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(19)
The generation rate of impact ionization is modeled according to
G= a Jp
q q
a,,,, : 0¢_,,,exp_----_)
(20)
The presence of a high electric field the generation rate of band-to-band tunneling is
accounted for as
GBBT = ABBTEr exp(---_) (21)
Diffusivity of electrons and holes is given by Einstein's relation as
D,,.p - t't"'pkT (22)
q
and thermal diffusivity is given by
Dr,,, = D..p (23)
2T
Finally, the thermal conductivity is modeled as
1
to(T) = (24)
a + bT + cT 2
with parameters in Table 6.
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value unit parameter value unitparameter
a 0.03 cmK / w b 0.00156 cm / w
C 1.65 × 10 -6 cmK / (wK)
Table 6. Parameters for thermal conductivity in eq. (24)
and the thermal capacitance per unit volume is modeled as a function of temperature as well
C=a+bT+cT2 + -
Parameters are listed in Table 7.
d
TZ (25)
value unit parameter value unit
parameter
a 1.97 J ] cm 3 b 0.00036 J ] cm 3 ] K
C 0 J [ cm 3 ] K 2 d -37000 J ] cm 3 [ K 3
Table 7. Parameters thermal capacitance in eq. (25)
CURRENT STATUS AND EXPECTED RESULT
Perturbation Analysis of Thermal Stability
Thermal or secondary breakdown is a major failure mode for minority carrier devices,
especially for bipolar junction transistors. When thermal breakdown occurs, heat
dissipates in localized regions rather than uniformly in the entire volume of the device.
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This leads to a high temperature in the localized regions. In minority carrier devices, the
current density is proportional to the square of intrinsic electron density, which increases
drastically with temperature (see Fig. 5), leading to a negative temperature coefficient of
..q
resistance. Consequently;_he high temperature spot dissipates more heat, and if, this
positive feedback continues, the device breaks down.
Intrisic Electron Concentration (i/cub.cm)
le+10 '
Fig. 5. Temperature dependence of intrisic concentration
To illustrate the thermal breakdown process, consider the conduction equation that governs
temperature distribution
oaT (o_2T a2T a:T'l ..
(26)
with convective boundary condition
(27)
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in which the heat generation term is assumed to be temperature-dependent. Generally,
H(T) can be a non-linear term of temperature and it is difficult to find an analytical
solution. However, we can examine the linear stability of this equation using the
perturbation method. Assuming that TO is the steady state solution of (26), a perturbation
around this solution can be expressed as
a(ro+er') (a2(ro+er')pc_ g; - r 5x-_
e°H r,+o(e2)
+H(r0) + -_- T:T,,
a_(ro+er') a_(ro+er')_
ay_ _ az_ )
(28)
in which ]el << 1. Applying eq. (26) into eq. (28) and neglecting higher order e terms
results in the small disturbance equation
or'_ (a_r ' a_r ' a_r'_
pc,,at ,_-grx_+ as--c+az_)+Hot"
where H o = _ T-To- is a function of T Oonly.
(29)
with boundary condition
o3T"
-_f --=-- = hT" (30)
dn
Note that when h approaches _ we obtain the constant temperature case, _vhile when h
approaches zero we obtain the adiabatic case. Here we discuss two dimensional cases (see
Fig. 6), as one- and three- dimensional cases are based on very similar analysis. For two
dimensional cases, eq. (26) reduces to
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Y
L,
(0,0) Lx
x
Fig. 6. Rectangular domain for the perturbation analysis
aT' (a_:r ' a_V"_
pc,,-Si-= _-L-rx_+ _y2)+HoT' (31)
and boundary condition (27) becomes
and
x=0:
cgT' OT"
tC-_x = h T" , x= L x" - tc--_x = h r" (32)
OT" OT'
y=0: tc---_- = h r" , y = Ly : - tc---_- = h T"
(33)
Using separation of variables
T'(x, y,t)= F(x,t).G(y,t) (34)
eq. (31) then takes the form,
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--pCpFt "_ ]_Fxx ]-}-('--pCp_ "_ K'Gyy "_ HO = OF (35)
leading to the separation of x and y components, namely
( -pc pF2F_-I-_dV = a
a+b= -H o
(36)
For x component,
-pcpF t + tcFx_ = aF (37)
Using variable separation again to eq. (37), namely let
F(x,t)=P(t)Q(x) (38)
Substituting (38) into (37), the solution is obtained as
/ a + tcA'2x ]P(t) = COexp t
pcp
Q(x) = C_ sin(A.xX) + C2 cos(A,.x)
(39)
A similar solution is obtained for G(y,t) component.
temperature takes the form
Hence, the smal I disturbance
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T'(x,y,t)= C° exp[ pcp t
(sin(A_x) + C, cos(it x)). (sin(ityy) + C2 cos(Z_,y))
(40)
Applying boundary condition (32) and (33), we obtain the eigenvalue equations for
X_ and Ay
and
(X2xt¢2 - h2)sin ZxL x - 2A, tchcosX_L_ = 0
(_,K "2 -- h 2 )sin &>L,, - 22%,whcos,21, y Ly : 0
(41)
(42)
Note that (41) and (42) are found to be independent of the position of the coordinate
+L +Ly
system. For example, using x =_ and y =_ as boundary yields the same result,
2 2
which is reasonable.
A stable solution is obtained when the perturbation solution does not grow with time. To
ensure this condition, we need to impose
H o < K(A,zx+ Zzy) (43)
and in general
/1 qt
H o < K__.,_t_ (44)
i=1
where n= 1,2,3 for one, two and three dimensional cases respectively. Eq. (44) indicates
an important fact that the derivative of heat dissipation rate with respect to temperature
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3HI
Ho =-:_l determines the thermal stability of a semiconductor chip. It should be
O1 IT = T o
addressed that this fact cannot be seen clearly by previous works of direct solutions of
energy equation. For a more realistic configuration numerical approaches are necessary,
while for a rectangular configuration eq. (44) can serve as a criteria for thermal stability and
its application is under investigation. As an example, let us consider the one dimensional
case, with an initial condition of
T'(x,O): fo(X ) (45)
The solution of temperature disturbance is given by
T'(x,t) =
2 LL- ,¢s;n2(;t° )!/o( ;')cos(;G')d¢
I_ _2c2_ + OH "l
-_-r0
•exp t cos(/q,.x)
pcp
Y
(46)
where X,, n = 1, 2, 3 ... with 0 < A,I < A,2 < ;1,3 ...are eigenvalues of equation
(/q,2K'2 - h2)sin X.L - 2;L tchcos_, L = 0 (47)
where L is the dimension in the main direction of heat transfer which is the thickness of a
semiconductor chip. Eq. (45) requires that
(48)
Numerical study of (47) and (48) shows that for a self-heating semiconductor chip with a
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certain thickness L, there is a threshold temperature To,_, at which a chip switches from a
stable thermal state to unstable thermal state. Fig. 7 shows the threshold temperature as a
function of thickness of a diode, with a current density of 25A/cm 2 and a forward bias of:
0.5548 V. H 0 is approximated by a conventional p-n junctionmodel. Fig. 8 shows the
development with time of an unstable temperature disturbance and a stable one at the center
x=0. A schematics of one dimensional structure is illustrated in Fig. 9.
+Critical Temp(K) vs thickness(m)
E;IO-I _*
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Threshold temperature as a function of thickness
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Temp Pertubation Development at center
Isoo
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Fig. 8. Temperature disturbance development with time
SCHEMATICS OF THERMAL STABILITY MODEL.
Heat flux to the Heat Sink attached at top
t t t
The bottom is assumed to be dlabatlc
Fig. 9. Schematic of thermal stability model
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Level Simulation Results
A power semiconductor switching device (BJT) was chosen as a representative device for
device and chip level thermal simulations. Fig. 10 is a snapshot of the opened device. The
multi_hip and multi-layer structure is schematically shown in Fig. 11. The dimension of
thepackage is63ram x 109mm x 15ram.
Fig. 10. Snapshot of the opened device
sit.on ch_ (4)
•-Packing i_
Copperlayer
(s_er coated)
Insulator layer
Copper layer
Fig. 11. Schematics of device model
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Typically, at the bottom there is a pure copper layer 5 mm thick which serves as a heat
spreader. In this example, calculation of the flow field around the heat sink was not
included. Instead, a typical heat transfer coefficient was used. Beyond the copper layer,
there J.< a ceramic electrical insulation layer of 2 mm thickness with thermal conductivity of
16W/mK. Above the insulation layer, a 1.5 mm thick layer of copper, coated with silver
serves as an electric connector of collectors, for the four chip modules. Four chips sit on
this layer. The remaining volume is filled by protection Jello with a low thermal
conductivity.
Fig. 12 (a). Meshing for device simulation
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Fig. 12 (d). Dcvic,¢ sire -- temp dis_r at x-z plane through center of chips
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Fig. 12 (f). Device sim -- temp distr at center of chips (y dir.)
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Fig. 12 (g). Device sim -- temp distr at center of chips (x dir.)
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Fig. 12 (h). Device sim -- heat flux through the top surface
Z
Fig. 12 (i).
/
/
f ¢
/
Device sire -- heat flux through the bottom surface
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Most of the heat transfer occurs through the bottom. The top and four sides have a natural
convective boundary condition, with h having a typical value of IOW/m2°C. Figures
12(b) and 12(c) show temperature contours at cross section parallel to bottom at different
heights, cutting through copper, insulation layers and chips respectively. Figs. 12 (a) to (i)
show some results of the device temperature distribution. As expected the highest
temperature is located approximately around the center of each semiconductor chip where
heat is generated. The maximum temperature difference is between the bottom of the chip
and the copper plate which is 17.5 C for a h of 249.5 %l C An undesirable overlapping
of high temperature regions is observed in the y-direction. (Fig. 12(c,d) ) Enlarging the
distance in this direction might reduce this interaction. Figs. 12(f) and 12(g) show
temperature contours on sections through the center of a chip in x and y directions,
respectively. Heat flux vectors through the bottom, sides, and top are shown in Figs. 12(h)
and 12(i), respectively.
Chip Scale Simulation Results
As shown in Fig.13, one of the four chips in this device contains monlithic, 3-level,
Darlington Structure, with multi-finger shaped emitters of lower level transistor shorted to
the bases of upper level transistors. The current density in the third level transistor's
emitter region is about f12 times that of the current density in the first level transistor's
emitter region, where fl , current gain, has a typical value from 5 to 10 (7.0 in this
simulation). At about the same bias, the heat dissipation rate at the third level transistor's
emitter region is about 50 times that of the first level transistor's emitter region. This
example shows that heat dissipation in a semiconductor chip can be highly localized and a
three dimensional chip level simulation is necessary.
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SCHEMATICS OF CHIP MODEL
Monolithic
Dadington
structure
Low power denstty region
High power density region
Fig. 13. Schematic of chip modeling
Fig. 14(a). Meshing for chip simulation
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Fig. 14(b) Chip sim. -- Temp. distr, through the center of thickness
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Fig. 15. Device sim. -- peak temp. as a function of heat transfer coef. h
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Fig. 15. Device sim. -- peak temp. as a function of heat transfer coef. h
Fig. 14(b) shows the resulting temperature field within one chip area containing 5
"fingers". Periodical boundary conditions were used at the boundaries. In Fig. 14(b) long,
narrow-banded, high temperature regions correspond to the multi-finger emitter regions.
The maximum temperature difference is over 11° C in the chip. It is noted that the contour
lines are quite dense around the interface regions for low and high heat dissipation rates,
implying an increased heat transfer, while around the central part of high power regions,
there is a substantial decrease in heat transfer.
Junction Scale Simulation Results
A BJT structures was numerically studied in a coupled electro-thermal simulation. The
schematic of the structure is in Fig. 16. Figs. 17(a).to (c).show the current density,
potential and temperature distribution results respectively.
Future Works Outline
• Implement the iteration procedure suggested. Communication between the thermal and
electrical simulations
• Parametric study for different layout design in each level
• Transient response
• Hot spots
• Current-induced thermal runaway (2D thermal stability )
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SCHEMATICS OF POWER BJT
'base
collector
Fig. 16 Schematic, of Powea BYr
I_T ff_vJalk_
To_ Cun_ Ma_
0 02. 0.4 0.6 0 A 1 1.2 | .4 ! .6 t .8
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Fig. 17(a) BJT sire -- current distr.
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